

1/26




Fig. 1
(PRIOR ART)




Fig. 2




Fig. 3




Fig. 4

5/26




Fig. 5




Fig. 6

6/26




Fig. 7a




Fig. 2

8/26




Fig. 8

9/26




Fig. 9

10/26




Fig. 10




Fig. 11

11/26




Fig. 12

12/26

2012093225001




Fig. 13

20080220 022500T




Fig. 14

14/26




FIG. 15

15/26




FIG. 16

16/26




FIG. 17

150

17/26




FIG. 18

180

10085226.022702

18/26





FIG. 19


↑
200

20220 9225800



RDAC value	ODAC value	Pixel output value at T1
1	ODAC ₁	40%
2	ODAC ₂	45%
3	ODAC ₃	50%

Fig. 20



RDAC value	ODAC value	Pixel output value at T1	Pixel output value at T2
1	ODAC ₁	40%	20%
2	ODAC ₂	45%	50%
3	ODAC ₃	50%	80%

Fig. 21




Fig. 22

22/26




Fig. 23

20/220" 92258001




Fig. 24

24/26




Fig. 25

25/26





Fig. 26



A to D Converter may be on or off the Readout Circuit

Fig. 7

280